A new systolic realization for the discrete Fourier transform
Dulal Chandra Kar, V.V. Bapeswara Rao · IEEE Transactions on Signal Processing · 1993
A systolic array for the discrete Fourier transform (DFT) is proposed. In comparison with previous schemes, the proposed scheme reduces the number of multipliers required almost by half and thus saves a considerable amount of hardware.>