IEEE 1500 Core Wrapper Optimization Techniques and Implementation
Brendan Mullane, M. Higgins, Ciaran MacNamee · 2008
IEEE 1500 core wrappers supporting a hybrid scan mode provide for lower test times with minimal wiring and logic overheads. Wrapper logic and vector formats that are easily integrated with modern IC/FPGA design flows are demonstrated.