A 780 MHz PowerPC/sup TM/ microprocessor with integrated L2 cache
David R. Bearden, D.G. Caffo, P. Anderson, P.C. Rossbach, N. Iyengar, T.A. Petersen, Jen-Tien Yen · 2002
This microprocessor implements the PowerPC/sup TM/ architecture and incorporates AltiVec/sup TM/ technology. Features include processor pipeline depth changes and memory subsystem enhancements for total system performance improvements through frequency scaling and sustained IPC. The processor is in 0.18 /spl mu/m 1.5V twin-well CMOS with local interconnect and 6 layers of copper interconnect. Using semi-custom flow, the chip includes a mixture of custom circuit macros for high-performance and high-density, and off-the-shelf datapath elements with standard cell control logic to enhance designer productivity. Circuits are static or 2-phase domino precharged, both footed and unfooted. The 2-phase clocking is augmented by delayed-reset clocks for unfooted circuits and by local delays in array macros. Each clock rising edge or self-timed delay has programmable adjustments for debug. Caches include fuse programmable row and column redundancy.