A low power BIST TPG design
He Ronghui, Xiaowei Li, Yunzhan Gong · 2003
This paper considers a BIST TPG that can highly reduce the power/energy consumption during test application without losing stuck-at fault coverage. Experimental results based on the ISCAS'85 and 89 benchmark circuits are reported to demonstrate the effectiveness of our approach.