A scalable high-performance computing solution for networks on chips
Martti J. Forsell · IEEE Micro · 2002
The Eclipse network-on-a-chip architecture uses a sophisticated parallel programming model, realized through multithreaded processors, interleaved memory modules, and a high-capacity interconnection network to support system-on-a-chip designs.