A hardware accelerator for maze routing
Y. Won, Sartaj K. Sahni, Yacoub M. El-ziq · 1987
A hardware accelerator for the maze routing problem is developed. This accelerator consists of three 3 stage pipelines. Banked memory is used to avoid memory read/write conflicts and obtain maximum efficiency.