Cached DRAM for ILP processor memory access latency reduction
Zimo Zhang, Zhichun Zhu, X. Zhang · IEEE Micro · 2001
Cached DRAM adds a small cache onto a DRAM chip to reduce average DRAM access latency. The authors compare cached DRAM with other advanced DRAM techniques for reducing memory access latency in instruction-level-parallelism processors.