SMESH: an IO-computation balanced architecture for parallel implementations of convolution and morphological filters in real time

Tri Caohuu, Tuan Cao-Huu · Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE · 1990

A high-speed special purpose architecture is presented to implement convolution and morphological filters in real-time. The highly parallel pipelined architecture developed has the characteristics of both a systolic array and an augmented 2-D mesh connected computers. We refer to this hybrid architecture as a systolic mesh (SMESH). In contrast to previous work in this area which has the emphasized the computational aspects the SMESH architecture addresses both computation and TO issues. We exploit the systolic array approach to improve the computation execution time while using a special broadcast scheme to speed-up JO communication leading to an 10-computation balanced design. I.

Read the paper · More papers on PaperTik