Design of low power comparator circuit based on reversible logic technology
H. P. Shukla, Anurag Govind Rao, Pallavi Mall · 2013
In this paper, a new 4×4 reversible logic gate named “PR” (Pallavi-Raman) gate has been proposed for application in low power comparator design. Based on PR gate, a four bi t reversible comparator circuit has been designed and was found that the proposed design is better in terms of garbage outputs, no. of reversible gates used, quantum cost and no. of constants inputs than previous designs. PR gate can also be used to perform various operations like, subtraction, copier AND, NAND, XOR, XNOR and NOT gate, thus working as a Reversible Logic Universal Gate.