VLSI architecture for sparse matrix multiplication
Chris Brown, R.B. Yates · Electronics Letters · 1996
A new VLSI architecture for sparse matrices reduces the I/O and reduces the number of trivial multiplications. A two pipeline 30 MHz processor has been fabricated. This device performs 60 million MACs per second and reduces the time complexity for matrix multiplication by several orders of magnitude for most applications.