A new architecture for FPGA based implementation of conversion of binary to double base number system (DBNS) using parallel search technique
Satrughna Singha, Aniruddha Ghosh, Amitabha Sinha · ACM SIGARCH Computer Architecture News · 2012
Compute intensive signal Processing Algorithms demand efficient execution of high performance arithmetic operations. Since, double base number system (DBNS) offers high performance arithmetic units, it is gaining attention to many researchers .However, the advantage of DBNS can not be exploited due to large conversion time from binary to DBNS. Keeping this issue in view, this paper presents a novel conversion scheme using parallel search technique.