HW/SW FPGA implementation of Vector Median Filter
Anis Boudabous, Ahmed Ben Atitallah, Patrice Kadionik, Lazhar Khriji, Nouri Masmoudi · 2007
In this paper, we present an efficient hardware/software (HW/SW) implementation of the vector median filter (VMF) using embedded system for impulsive noise suppression in color image. The hardware portion including VMF algorithm is implemented with fast parallel architectures directly in hardware using VHDL language. The remaining parts were realized in software using NIOS II softcore processor using muClinux as operating system. The results show that the use of codesign implementation improves 48 times the filtering speed compared to the software solution.