RNS-FPL merged architectures for orthogonalDWT
Javier Ramı́rez, Antonio García, P. García‐Fernández, Luis Parrilla, A. Lloris · Electronics Letters · 2000
Novel, regular, compact and easily scalable residue number system (RNS) field-programmable logic (FPL) merged architectures for the orthogonal 1D discrete wavelet transform (DWT) and 1D inverse discrete wavelet transform (IDWT) are presented. These structures halve the number of look-up tables (LUTs) required per octave, providing a sustained throughput independent of the input data and filter coefficient precision. They are suitable to be considered as the core of 2D DWT processors for high data rate image processing applications.