LSI chip design for testability
Sumit DasGupta, E. B. Eichelberger, T.W. Williams · 1978
The design of LSI chips for testability using shift register latches as the basic storage units in level sensitive scan application will be discussed. Examples of circuits using this technique will also be offered.