Project verification and construction of superchip tests at the RTL level
Ludmila A. Zolotorevich · Automation and Remote Control · 2013
Methods were proposed for project verification and directed design of the superchip tests represented in VHDL at the RTL level. The problem of test design and project verification was solved on the basis of the CNF-satisfiability of some system of Boolean functions.