A new synchronizer design
Jacqueline Walker, Antonio Cantoni · IEEE Transactions on Computers · 1996
A new synchronizer design is presented. Current synchronizer designs have certain disadvantages, both in characterization and in the tradeoff between settling time and sampling rate, which are overcome in the new design. Two possible implementations of the synchronizer are discussed.