Hardware implementation of a full HD real-time disparity estimation algorithm
Martin Werner, Benno Stabernack, Christian Riechert · IEEE Transactions on Consumer Electronics · 2014
Disparity estimation is a common task in stereo vision and usually requires a high computational effort. High resolution disparity maps are necessary to provide a good image quality on autostereoscopic displays which deliver stereo content without the need for 3D glasses. In this paper, an FPGA architecture for a disparity estimation algorithm is proposed, that is capable of processing high-definition content in real-time. The resulting architecture is efficient in terms of power consumption and can be easily scaled to support higher resolutions.