A methodology for synthesis of data path circuits
A. Chowdhary, Rajesh K. Gupta · IEEE Design & Test of Computers · 2002
This methodology extracts the regularity of data path blocks from their HDL descriptions and preserves it throughout the synthesis process. By automating various design steps, the methodology significantly improves design productivity and achieves designs comparable in terms of delay and size to manually designed circuits.