A Class of Linear Codes for Error Control in Byte-per-Card Organized Digital Systems
Reddy · IEEE Transactions on Computers · 1978
To improve the reliability of computer memories error-correcting and/or error-detecting codes have been successfully used. To provide for error control in systems organized to have b bits per card a new class of codes for simultaneous error correction and error detection is given.