High-speed error correction circuit based on iterative cells
Beniamino Castagnolo, MARIA RlZZI · International Journal of Electronics · 1993
The implementation of a decoder for cyclic redundancy check codes at very high bit rates is suggested. It is based on a purely combinational, iterative cells circuit. The theoretical performance evaluation and the simulations show the enhancement in terms of operating speed with respect to the sequential solution.