Fault modeling in a hierarchical simulator

James J. Strunge · Design Automation Conference · 1977

A powerful fault modeling capability has recently been added to an established hierarchical logic analysis simulation and verification program. Both the simulator and modeling are described in detail.

Read the paper · More papers on PaperTik