1992 VHDL standardization overview

Moe Shahdad · European Design Automation Conference · 1992

The author reports on the VHSIC hardware description language (VHDL) standardization process. A brief description is given of language design objectives, areas of language change, language documentation, language validation, modeling, simulation, synthesis and upward compatibility. >

Read the paper · More papers on PaperTik