Applied Boolean equivalence verification and RTL static sign-off
Harry D. Foster · IEEE Design & Test of Computers · 2001
The author explores applying formal Boolean equivalence verification to the RTL design flow, and introduces an effective equivalence-checking usage model that ensures optimal benefits in an RTL static sign-off methodology.