Distributed Arithmetic for FIR Filter implementation on FPGA
Yajun Zhou, Pingzheng Shi · 2011
The implementation of FIR filters on FPGA based on traditional method costs considerable hardware resourses, which goes against the decrease of circuit scale and the increase of system speed. A new design and implementation of FIR filters using Distributed Arithmetic is provided in this paper to slove this problem. Distributed Arithmetic structure is used to increase the resourse useage while pipeline structure is also used to increase the system speed. In addition, the devided LUT metherd is also used to decrease the required memory units. The simulation results indicate that FIR filters using Distributed Arithmetic can work stable with high speed and can save almost 50 percent hardware resourses to decrease the circuit scale, and can be applied to a variety of areas for its great flexibility and high reliability.