A single chip NMOS ethernet controller
Alan G. Bell, Gaetano Borriello · 1983
The design of an integrated NMOS controller for a 10Mb Ethernet will be described. In addition to handling protocol, redundancy checking and preamble, the chip includes a self-calibrating tapped delay line for clock and data extraction.