Maximum-speed s.t.t. state assignments for sequential machines
D.P. Burton, D.R. Noaks · Electronics Letters · 1968
A systematic procedure for deriving single-transition-time (s.t.t.) state assignments yielding maximum-speed as chronous machines is described. The delay between applying an input and achieving a stable state is two gate delays for all cases.