Parallel architecture dedicated to connected component analysis
Eril Mozef, Serge Weber, Jamal Jaber, Étienne Tisserand · 1996
This paper presents the design of a dedicated parallel architecture for connected component analysis. Categorized in one-dimensional array processors, for an image of n/spl times/n pixels, the proposed architecture has n-1 linear processing elements (PEs), n/sup 2/ CAM memory modules, and a tree structure of (n/2)-1 switches allowing communication through the global bus in O(log n) unit of propagation time. Well suited for low and intermediate-level vision, this architecture allows sequential processing through its line structure which is perfectly adapted to real time image analysis from any interlaced-mode video signal. This paper presents the algorithms for connected component labeling, area and perimeter determination, all of which are in O(n log n). The performance of the proposed architecture is compared with another architecture types. The simulation results, the possibility of implementation, and future work are discussed.