On-chip structure and addressing scheme design for 2-D block data processing in a 64-core array system
Jing Xie, Huimin Xing, Zhigang Mao · 2011
High throughput and high computation many core based on chip architecture is a development trend for high performance digital signal processing platform design. With frame and block data processing technology feature, the general linear memory architecture and on chip interconnection scheme may cause performance bottleneck for the application. In this paper work, we propose a 64-core array on chip architecture for high throughput and high performance 2-D block data processing, which with the features of hierachical architecture level, mirror symmetric interconnection structure and a Block level 2-D data addressing scheme. From the experiment show, the design can meet real time processing requirement of the 1080P data frame from H.264/AVC specification by use of block level matrix computation with average dynamic power report at 469.3mw.