The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors
Rosenberg · IEEE Transactions on Computers · 1983
This paper describes by a series of examples a strategy for designing testable fault-tolerant arrays of processors. The strategy achieves fault tolerance by introducing redundancy in an array's communication links rather than in its processing elements (PE's). The major characteristics of the designs produced are as follows.