Two's-complement systolic array multiplier with applications to DSP hardware
M.A. Sid-Ahmed · International Journal of Electronics · 1989
Two's-complement systolic array multipliers are presented for real and complex data handling. The processing elements of the multipliers consist mainly of AND gates and two's-complement adders. Applications to the systolic realizations of digital filters and to the DFT are also presented.