Miriã_SI
Duarte L. Oliveira, Marius Strum, Wang Jiang Chau · 2005
Asynchronous controllers are very efficient to operate as high performance interfaces in heterogeneous synchronous/ asynchronous systems. Asynchronous controllers may be designed to operate either in the generalized fundamental mode (GFM) or in the input-output (I/O) mode. The latter are more robust to temperature variation and technology migration and may operate in faster environments. However, none of the existing synthesis tools, targeting circuits that operate in the I/O mode accept non-monotonic level sensitive signals (usually adopted to describe conditions in heterogeneous systems). Another limitation of these synthesis tools concerns the number of signals that may be present in the initial specification. This limitation comes from the input description that must be either a signal transition graph (STG) or a state graph (SG). In this article we present Miriã-SI, an extension of the Miriã-GFM synthesis tool that can synthesize such circuits. It starts from a state transition description known as multi-burst graph that is able to accept up to 200 signals. Non-monotonic signals are nicely handled. The resulting controllers, implemented in the feedback set-dominant latch architecture are guaranteed to be hazard free.