Calculating the effective pattern rate for high-speed board test applications
J.J. Arena · IEEE Transactions on Industrial Electronics · 1989
A complex interplay of tester specifications can force in-circuit and functional board test systems to operate at less than their specified maximum pattern rates in real-world test applications. The author explores the factors that combine to limit test speed. He develops models for calculating the effective pattern rate based on tester performance data and the characteristics of the VLSI board under test.>