Alternative implementation of systolic recursive digital filters
Masashi KANEKO · Electronics Letters · 1989
A new systolic array for the implementation of a recursive digital filter is presented. The operation-delay macrocomponent and the unit delay are the only elements composing the filter architecture. This architecture is fully pipelined and the output can be taken every cycle.