Low complexity architecture for exponentiation in GF(2 m )
M.A. Hasan, V.K. Bhargava · Electronics Letters · 1992
A pipeline bit serial multiplier architecture for the Galois field GF (2m) is presented. A structure for finite field exponentiation is developed based on the multiplier. The structure is regular, area efficient and suitable for VLSI implementation for large fields.