High-Level Test Synthesis
S. Ravi, Michael Lee Joseph · ACM Transactions on Design Automation of Electronic Systems · 2014
High-level test synthesis is a special class of high-level synthesis having testability as one of the important components. This article presents a detailed survey on recent developments in high-level test synthesis from a synthesis process flow perspective. It also presents a survey on controller synthesis techniques for testability.