Methodology for hardware/software co-verification in C/C++ (short paper)
Luc Séméria, Abhijit Ghosh · 2000
In this paper we present our C/C++-based design environment for hardware/software co-verification.Our approach is to use C/C++ to describe both hardware and software throughout the design flow.Our methodology supports the efficient mapping of C/ C++ functional descriptions directly into hardware and software.The advantages of a C/C++-based flow from the verification point of view are presented.The use of C/C++ to model all parts of the system provides great flexibility and enables faster simulation compared to existing methodologies.We show how co-verification can be done efficiently and effectively at the various levels of abstraction, how coverification can be used to drive co-design through performance estimation and give an example of implementation for the 8051 architecture.