Hardware Architecture for List Successive Cancellation Decoding of Polar Codes
Alexios Balatsoukas‐Stimming, Alexandre J. Raymond, Warren J. Gross, Andreas Peter Burg · IEEE Transactions on Circuits & Systems II Express Briefs · 2014
This brief presents a hardware architecture and algorithmic improvements for list successive cancellation (SC) decoding of polar codes. More specifically, we show how to completely avoid copying of the likelihoods, which is algorithmically the most cumbersome part of list SC decoding. The hardware architecture was synthesized for a block length of N=1024 bits and list sizes L=2, 4 using a UMC 90 nm VLSI technology. The resulting decoder can achieve a coded throughput of 181 Mb/s at a frequency of 459 MHz.