Iris matching with configurable hardware
Ryan N. Rakvic, Randy P. Broussard, Delores M. Etter, Lauren R. Kennell, Jim Matey · Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE · 2009
Iris recognition systems have recently become an attractive identification method because of their extremely high accuracy. Most modern iris recognition systems are currently deployed on traditional sequential digital systems, such as a computer. However, modern advancements in configurable hardware, most notably Field-Programmable Gate Arrays (FPGAs) have provided an exciting opportunity to discover the parallel nature of modern image processing algorithms. In this study, iris matching, a repeatedly executed portion of a modern iris recognition algorithm is parallelized on an FPGA system. We demonstrate a 19 times speedup of the parallelized algorithm on the FPGA system when compared to a state-of-the-art CPU-based version.