A VLSI communication processor designed for testability

S. Sacarisen, M. Stambaugh, Ping Lou, A. Khosrovi, Ki Chang · 1984

A 16b processor for control of digital communication networks, with 2186 bytes of RAM will be discussed. The chip features include instruction fault detection, I/O parity check/ generation and special test modes.

Read the paper · More papers on PaperTik