FIT: Fast Irregular Topology generation algorithm for application specific NoCs
Süleyman Tosun · IEICE Electronics Express · 2010
This work presents a low complexity irregular topology generation algorithm for Netwok-on-Chip (NoC) design flow. The objective of the algorithm is minimizing the energy consumption of the final design. We tested the effectiveness of our algorithm by comparing it with its earlier counterparts on several multimedia applications.