A hardware mechanism for priority queue
Tsong-Chih Hsu, Ling-Yang Kung · ACM SIGARCH Computer Architecture News · 1989
In this paper a hardware mechanism for supporting priority queues is described that provides the primitive operations on a priority queue. The principle mechanism for attaining this goal are a fast fully parallel Content Associative Memory (CAM), a high speed priority memory, and a good multiple--response resolver.