A path out of the verification wilderness
M. Peryer, Brian Bailey · Electronic Systems and Software · 2004
Verification continues to eat up a huge amount of design project time with engineers being forced to re-implement testbenches at each stage. Assertions can help build reusable testbenches and cut down the time it takes to wipe out bugs in a forest of hardware-description code.