A three-value computer design verification system

J. S. Jephson, R. P. McQuarrie, R. E. Vogelsberg · IBM Systems Journal · 1969

The three-value simulator has been used on both rentral processing units and input/output controllers with microprogram control and hardware control. Four major systems have been simulated and built. The experience thus gained has indicated that: (1) It is possible to include simulation in a development cycle and as a result shorten that cycle, even in a changeable technology; (2) The efficiency of debugging hardware will improve because those testing the system have an opportunity to develop their troubleshooting techniques and to learn the computer system prior to the availability of hardware; (3) Logic problems that might otherwise remain undetected can be detected with three-value simulation; and (4) Future technologies will demand design verification simulators similar to the three-value simulator.

Read the paper · More papers on PaperTik