A tutorial on built-in self-test. 2. Applications
Vishwani D. Agrawal, Charles R. Kime, Kewal K. Saluja · IEEE Design & Test of Computers · 1993
For pt.1 see ibid., vol.10, no.1, p.73-82 (1993). The hardware structures and tools used to implement built-in self-test (BIST) pattern generation and response analysis concepts are reviewed. The authors describe testing approaches for general and structured logic, including ROMs, RAMs, and PLAs. They illustrate BIST techniques with real-world examples.>