Efficient Encoding Architecture for IEEE 802.16e LDPC Codes
J. K. KIM, Hoyoung Yoo, M. H. LEE · IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences · 2008
The weakness of implementation for LDPC encoder is that conventional binary Matrix Vector Multiplier has many clock cycles which lead to limited throughput. In this letter in order to construct efficient architecture, we target on IEEE 802.16e LDPC encoders. Over the standard H matrices with Circulant Permutation Matrices, we propose semi-parallel architecture by using cyclic right shift registers and exclusive-OR instead of complex Matrix Vector Multipliers. Proposed efficient encoder for IEEE 802.16e LDPC satisfies compact size and high throughput.