A 172mm2 32Gb MLC NAND flash memory in 34nm CMOS
R.W. Zeng, N. Chalagalla, Dan Chu, D. Elmhurst, M. Goldman, C. Haid, A. Huq, Takaaki Ichikawa, Joel Jorgensen, Owen W. Jungroth, N. Kajla, R.S. Kajley, Koichi Kawai, Jiro Kishimoto, Aliasgar S. Madraswala, Tetsuji Manabe, Vikram Mehta, Midori Morooka, Katie Nguyen, Yoko Oikawa · 2009
As applications for NAND continue to grow and cost remains a primary market driver, it is necessary to deliver increased storage capacities at smaller process lithography while meeting high performance requirements. Design plays a pivotal role by providing architectures and design solutions that minimize the impact of bitline and wordline resistance and capacitance (RC) requirements and cell-reliability constraints. This paper presents a device that employs chip architecture, datapath, and analog architecture solutions that address these challenges while meeting high performance requirements. This 32 Gb MLC NAND delivers 50 mus tREAD, 900 mus tPR0Gand 9 MB/s write throughput in a 34 nm technology.