Assertion-based verification for SoC designs
Kuang-Chien Chen · 2003
Verification of complex SoC designs can take as much as 75% of the total design time. Current simulation based verification methodology is insufficient to cope with the increasing design size and complexity. This article discusses an important emerging verification methodology-assertion-based verification or ABV, for the verification of complex SoC designs.