The Design and FPGA Implementation of a Polyphase SRRC FIR Filter in DTMB

Jing Chen, Chang Yin Liu, Xue Ping Li · Advanced materials research · 2013

Polyphase FIR filters are applied in many practical Digital Signal Processing applications where the sampling rate needs to be changed. This paper focuses on the implementation of polyphase square root raised cosine (SRRC) FIR filter based on Field Programmable Gate Array (FPGA). The filter employs methods like filter's multiphase structure, symmetrical coefficients, I/Q channel multiplexing, pipeline addition and so on to design the SRRC filter. Compared with the traditional method, the designed FIR filter exhibits the advantages of high response speed and low hardware resource s consumption.

Read the paper · More papers on PaperTik