A Massively Parallel Image Processor For Stochastic Relaxation Using Optical Random Number Generation.

Patrick F. Garda, Kurosh Madani, Francis Devos, Pierre H. Chavel, Philippe Lalanne, Jacques Taboury · Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE · 1989

The architecture of an electronic mesh array for image processing by simulated annealing is described. On the algorithm side, it is well suited to cases where the input data is a grey-level picture, the output data is a binary picture, and the energy model is a generalization of the Ising model with external field. The example of digital halftoning is covered. On the implementation side, this architecture is intended for VLSI monolithic integration. Its PE uses both analog and digital devices, and is specifically designed to take advantage of an optical random number generator. These features result in a compact processor array with near real time performances for binary pictures stochastic relaxation.

Read the paper · More papers on PaperTik