MAPLE chip

Kenta Yasufuku, Riku Ogawa, Keisuke Iwai, Hideharu Amano · 2003

A custom processor called MAPLE, which supports static scheduling by automatic parallelizing compilers, is implemented and evaluated. MAPLE has a high performance floating point arithmetic unit and low latency data transfer mechanism for other MAPLE chips. The maximum operational frequency is 80 MHz in simulation, and the operation on the prototype board with 23 MHz clock is confirmed. It requires about 0.56 W at 23 MHz operation.

Read the paper · More papers on PaperTik